Arbitration schemes of wishbone on chip bus system by Ong, Kok Tong
ARBITRATION SCHEMES OF WISHBONE ON-CHIP BUS
SYSTEM
ONG KOK TONG
A project report submitted in partial fulfilment of the 
requirements of the award of the degree of 
Master of Engineering (E7ec?r/c%f - CowpM^er & M/croe/ec^ro^/c Sy^ew)





I would like to take this opportunity to express my appreciation to those 
people, researchers, and academicians who had provided a lot of advices and 
guidance to make this project a successful one. Firstly, I would like to express my 
gratitude and regards to my supervisor, Assos. Prof. Dr. Muhammad Mun'im Ahmad 
Zabidi for his guidance, support, and advice throughout the entire project.
Besides, I also take this opportunity to express my gratitude to Company 
Mentor, Mr. Chew Beng Wah for his support, understanding, and advice given to me, 
which help me to complete this project.
Lastly, I would like to thank my parents, colleagues, friends, and others who 
have given me constant encouragement that help me to overcome obstacles 
throughout the entire project.
iv
ABSTRACT
In the SoC development, the compatibility of IP cores is one of the challenges 
that need to be addressed carefully. Most of the time, IP cores is having different 
input output specifications with new platform. The Wishbone SoC interconnection 
Architecture is aim to provide a good solution for SoC integration issues by having 
common interface specifications. In this project, the Wishbone on-chip computer 
bus for 32-bit cores is implemented in system verilog along with three different 
arbitration schemes which are fixed priority, round robin, and priority control. On 
top of that, the optimum transfer size for Wishbone bus in terms of bus throughput 
and average wait cycle is presented as well. It is found that the optimum transfer size 
for Wishbone bus is 64 bytes. Finally, the Wishbone bus is used to examine the bus 
performance of different arbitration schemes in Modelsim simulation. Round robin 
arbitration scheme is the best among three arbitration schemes in terms of bus 
throughput, logic complexity, and maximum wait cycle.
vABSTRAK
Dalam perkembangan SoC, keserasian teras IP adalah salah satu cabaran 
yang perlu ditangani dengan berhati-hati. Kebanyakan masa, teras IP mempunyai 
spesifikasi output input yang berbeza dengan platform yang baru. Wishbone SoC 
sambungan arkitek bertujuan untuk menyediakan satu penyelesaian yang baik untuk 
isu-isu integrasi SoC dengan mempunyai spesifikasi perantaraan yang sama. Dalam 
projek ini, Wishbone bas komputer untuk 32-bit teras dilaksanakan dalam Sistem 
Verilog bersama-sama dengan tiga skim pengawal trafik bas yang berlainan. Skim 
tersebut ialah keutamaan tetap, robin bulat, dan kawalan keutamaan. Selain itu, saiz 
optimum pemindahan untuk bas Wishbone juga dicari dari segi kadar pengeluaran 
bas dan kitaran tunggu purata. Saiz optimum pemindahan untuk bas Wishbone 
didapati adalah 64 bytes. Akhir sekali, bas Wishbone juga digunakan untuk 
memeriksa prestasi bas Wishbone untuk skim pengawal traffic bas yang berbeza 
dalam simulasi Modelsim. Skim pengawal traffic bas robin bulat merupakan yang 
terbaik antara tiga skim dari segi kadar pengeluaran bas, kerumitan logik, dan kitaran 
tunggu maksimum.
